© 2023 Qbit labs, All rights reserved.

Overview

PCIe Gen 5 (Peripheral Component Interconnect Express, Generation 5) delivers ultra-high-speed serial communication at 32 GT/s per lane, enabling next-generation computing and networking solutions.

Our PCIe Gen 5 IP Core is designed to meet the demands of high-performance systems, ensuring low latency, high throughput, and robust interoperability across platforms.

  • PCI Express 5.0 Compliant: Fully adheres to the latest PCIe 5.0 Base Specification, ensuring reliable compatibility and functionality.
  • High-Speed Performance: Supports 32 GT/s per lane, achieving an aggregate throughput of up to 512 GT/s in x16 lane configuration.
  • Flexible Lane Configurations: Configurable for x1, x2, x4, x8, and x16 lanes to suit a broad range of performance and cost targets.
  • Backward Compatibility: Compatible with PCIe Gen 1/2/3/4, ensuring smooth integration in mixed-generation environments.
  • Robust Data Handling: Features built-in DMA engine, AXI4/AXI4-Stream interfaces, transaction layer packet handling, and retry/flow control logic.
  • Error Detection & Recovery: Includes Advanced Error Reporting (AER), ECC, LTSSM, and replay buffers for maximum data integrity.
  • SR-IOV & ACS Support: Enhanced virtualization capabilities for cloud-based applications and multi-tenant infrastructure.
  • Optional PHY Integration: Compatible with major PHY vendors, or available as a bundled solution for end-to-end PCIe stack.
  • Power Management Support: Incorporates L0s, L1, L2 states, and Dynamic Power Management (DPM) for energy-efficient systems.
  • Optimized for Performance and Area: High-throughput with minimal logic footprint.
  • Scalable and Portable: Adaptable to evolving system needs and multiple foundries.
  • Customizable: Designed to support specialized features such as custom error logging, proprietary packet encoding, or hybrid interface logic.
  • Comprehensive Verification: Rigorously verified against industry test suites and standards.
  • Fast Time to Market: Reduce development time with ready-to-integrate deliverables and expert support.
  • Data Centers: High-throughput interconnects for GPU/CPU intercommunication.
  • AI & Machine Learning: Connect compute accelerators to memory/storage subsystems.
  • 5G & Telecom Infrastructure: Low-latency backbone for switching and transport.
  • SmartNICs & HFT: Real-time data packet processing and algorithmic trading.
  • High-Speed Storage (NVMe SSDs): Next-gen non-volatile memory interfaces.
  • Aerospace & Defense: Ruggedized, high-speed systems for mission-critical performance.
  • Xilinx: UltraScale+, Versal
  • Intel: Agilex, Stratix 10
  • ASICs: Technology agnostic, easily portable to any standard cell library
  • Support for both Host and Endpoint modes
CXL 3.0
PCIe Gen 6 Controller
Get the Detailed Product Brief here
Download

Get a quote