Overview

The PCIe Gen 6 PHY IP Core is a high-performance, silicon-proven physical layer interface that supports 64 GT/s per lane using advanced PAM4 signaling. Fully compliant with the PCI Express 6.0 specification, it is engineered for low latency, power efficiency, and robust signal integrity—ideal for next-generation ASICs, SoCs, and multi-die architectures.