© 2023 Qbit labs, All rights reserved.

Overview

The MIPI DSI-2 (Display Serial Interface 2) IP Core is a next-generation high-speed interface standard developed by the MIPI Alliance for connecting host processors to display panels.

It builds upon the widely adopted MIPI DSI standard and introduces enhanced capabilities such as higher bandwidth, better power efficiency, support for command and video modes, and features like Display Stream Compression (DSC).

  • Standards-Compliant: Fully compliant with the MIPI DSI-2 v1.1 specification, ensuring seamless interoperability with compliant display modules and controllers.
  • Support for Multiple PHY Options:
    • D-PHY: Up to 4 data lanes (up to 4.5 Gbps per lane)
    • C-PHY: Up to 3 trios (equivalent to 6 Gbps per trio)
  • Dual Display Mode Support:
    • Video Mode: Continuous streaming for high-refresh displays
    • Command Mode: Suitable for low-power, intermittent display updates
  • Display Stream Compression (DSC): Reduces bandwidth requirements for high-resolution displays without visual quality loss.
  • Multiple Virtual Channels: Supports up to 4 virtual channels to transmit multiple streams or logical displays over a single link.
  • Wide Pixel Format Support: Compatible with RGB565, RGB666, RGB888, YUV422, YUV420, and more.
  • Advanced Packet Handling: Handles short and long packets with ECC and CRC for robust error detection and correction.
  • Tearing Effect (TE) Signal Handling: Synchronizes refresh to avoid screen tearing and visual artifacts.
  • Configurable Frame Buffer: Integrated buffer management ensures smooth display data flow and timing control.
  • Power Efficiency: Supports Low Power and Ultra Low Power (ULP) modes for energy-sensitive applications.
  • Flexible Interface Options: Interfaces with AXI4-Stream, FIFO, or custom video data interfaces for easy SoC integration.
  • Built-in Test & Debug Features: Includes loopback testing, pattern generation, and error injection for thorough validation.
  • Highly Customizable: Parameterizable design supports custom lane counts, virtual channels, pixel formats, and command sets.
  • Optional VDC-M Support: Enables efficient metadata handling for HDR display bandwidth optimization.
  • Higher Display Performance: Supports ultra-fast refresh rates and high-resolution displays, including Full HD, 4K, and beyond, with minimal latency.
  • Efficient Power Usage: Designed for low-power embedded systems with LP/ULP mode support and adaptive lane control for optimized energy usage.
  • Scalability & Flexibility: Configurable lane/trio architectures, virtual channels, and packet sizes to adapt to a wide range of application requirements.
  • Reduced Pin Count: Serial interface design minimizes I/O requirements, simplifying PCB layouts and reducing system cost.
  • Robust Data Integrity: Integrated ECC/CRC and error recovery mechanisms ensure reliable data transfer even in harsh operating conditions.
  • Cross-Platform Compatibility: Seamlessly integrates with FPGA and ASIC platforms and supports a variety of display controllers and SoCs.
  • Optimized for Advanced Displays: Ideal for AMOLED, LCD, mini/micro-LED, and high refresh rate panel technologies.
  • Quick Integration and Customization: Delivered with a comprehensive testbench, driver stubs, reference designs, and optional customization services for accelerated deployment.
  • Mobile Devices: Smartphones, Tablets, Wearables
  • Automotive Infotainment & Clusters
  • Augmented Reality (AR) / Virtual Reality (VR) Headsets
  • Embedded Systems with Graphical Interfaces
  • Industrial Displays & Human-Machine Interfaces (HMI)
  • Medical Imaging Devices
  • Smart Home Panels and Displays
  • FPGA Platforms: AMD Xilinx, Intel (Altera), Lattice, Microsemi
  • ASIC Implementations for custom SoC integration
  • Host Interface: AXI4-Stream or custom bus interfaces
  • Compatible with popular GPU/display controller IPs
MIPI CSI-2
MIPI DP 2.0
Get the Detailed Product Brief here
Download

Get a quote